FPGA RTL Design

Need min 4 yrs of exp in RTL FPGA Design using Verilog/VHDL. Should have good knowledge of design concepts. Very good in coding, timing analysis. Should have worked on Altera/Xilinx tools